

Model*Sim*

6.5 Update 2009

Walter Gude

Senior Applications Engineer


Mentor
Graphics®

ModelSim

Leading Single & Mixed Language Simulation

- **Native single kernel verification environment**
 - Verilog 1995, 2001, 2005
 - VHDL 1987/1993/2002/2008
 - SystemVerilog for design
 - SystemC with SCV and TLM, C, C++ (option)
- **Broadest type support at language boundaries**
 - Component/module instantiation
 - SignalSpy™
 - SC control, observe and connect methods
 - Only simulator able to share type definitions written in one package in both VHDL and SystemVerilog
 - Preserving full benefits of strong type checking
- **Integrated debug capabilities**
 - Commands/GUI consistent across languages, HW platforms and abstraction levels

True Mixed Language Environment



- Complexity and size drive the need for multi-abstraction verification
 - Transaction to gate
- Need common environment to debug mixed language simulations

Agenda

- **Performance**
- **Debug & Analysis**
- **Coverage**


Performance & Capacity

- **Native Single Kernel for all languages**
- **Global optimizations**
- **Best Verilog gate-level performance**
- **Best time to next simulation performance**
- **Multi-core capable**

**Performance improvements in
every release**

Verification Throughput

- **Native simulator architecture**
 - Continual opportunities for performance improvements
- **vopt performance flow (SE only)**
 - All abstract levels
 - Run time optimization
- **Regression suite throughput**
 - “time to next simulation”
- **Best gate-level performance**
 - Best capacity
 - VHDL/Verilog compiled SDF



See Questa/ModelSim User's Manual
Optimizing designs with vopt

6.5 Performance Update

- **SystemVerilog**
 - 30% on active benchmark designs vs 6.4
- **Verilog/SystemVerilog**
 - Race abatement algorithm
 - Gate Level
 - Design load/elaboration
 - 3x improvement on customer designs
 - SDF timing options
 - Optimize and elaborate once run any `sdfminr`/`sdftypr`/`sdfmaxr` settings
 - Optimization time and disk space reduction

6.5 Performance Update

- **VHDL**
 - 15% on target designs vs 6.4
- **Time to next simulation (introduced in 6.4)**
 - Pre-optimize unchanged blocks for regression suite throughput
 - Mix optimized and non-optimized blocks
 - Disk space savings


Possible Black Box Flow

```
vlib work
vlib asic_lib
vlog -work asic_lib cell_lib.v
vlog netlist.v
vopt -L asic_lib -debugCellOpt +nocheckALL \
    -bbox netlist -o optnet
vlog tb.v test1.v
vsim -c tb -do sim.do
```

```
vlog tb.v test2.v
vsim -c tb -do sim.do
```


```
vlog test3.v
vsim -c tb -do sim.do
```

```
vlog testN.v
vsim -c tb -do sim.do
```




Verification Throughput

Typical optimized flow



Performance flow using bbox



Compiled SDF

Significantly Reduces GLS Load Times!

- SDF can be compiled using sdfcom
 - Significant time savings during elaboration for SDF files used repetitively without modification
 - Use: sdfcom <sdf_file> <compiled_name>
- When vopt is run, sdfcom will be run implicitly if it detects one of the following:
 - \$sdf_annotate
 - -sdfmin/max/typ
 - Disable with the “modelsim.ini” file setting:
 - VoptAutoSDFCompile

Verification Throughput

Simulating with Different Timing Corners

- Originally changing SDF files required creation of the bbox object for each SDF file
 - Reduced throughput by requiring many **vopt** runs
 - Required extra disk space to keep multiple bbox libraries
- Using SDF replacement increases throughput and reduces needed disk space
 - **vopt -bbox** once, **vsim** many times with different timing corners

```
vopt -bbox core -o core_bb  
  
vsim top -sdftypr /top/dut=tc-1.sdf  
vsim top -sdftypr /top/dut=tc-2.sdf  
vsim top -sdftypr /top/dut=tc-3.sdf  
...  
vsim top -sdftypr /top/dut=tc-i.sdf
```

Case Study: SDF Replacement

Run time for traditional SDF flow with bbox



Using SDF replacement flow with bbox



Disk space savings with 8 timing corners

Before:

$$23\text{GB bbox library} * 8 = \text{184GB}$$

After:

$$23\text{GB bbox library} + (8 * 800\text{MB Compiled SDF}) = \text{29.4GB}$$

Throughput
Improvement
SDF replace

Exploiting Multicore Platforms

- **Ability to enable multi-threaded logging of simulation results**
 - Can improve performance up to 2x
- **SystemC compile**
 - Faster SC compilation when enabled

Optional Post Processing Debug

The screenshot displays the Mentor Graphics ModelSim 6.5 interface. The top menu bar includes File, Edit, View, Compile, Simulate, Add, DataFlow, and Tools. The main workspace is divided into several panes:

- Instance Pane:** Shows a hierarchical tree of design units. A red arrow points from the 'Trace instance to module' annotation to the 'proc' instance under the 'p' unit.
- Waveform Pane:** Displays a timing diagram with multiple signals. A red arrow points from the 'Determine cause of event in waveform through dataflow' annotation to a specific event in the waveform.
- Dataflow Pane:** Shows a block diagram of the dataflow. A red arrow points from the 'Find object in source' annotation to a specific object in the dataflow.
- Transcript Pane:** Contains simulation logs and messages. A red arrow points from the 'No Simulation loaded, post processing environment' annotation to the transcript.
- Source Code Pane:** Shows the Verilog source code for the 'proc.v' file. A red arrow points from the 'Find object in source' annotation to a specific line of code.

Annotations and their locations:

- Trace instance to module:** Points to the 'proc' instance in the Instance pane.
- Determine cause of event in waveform through dataflow:** Points to a signal transition in the Waveform pane.
- No Simulation loaded, post processing environment:** Points to the Transcript pane.
- Find object in source:** Points to a line of code in the Source Code pane.


Agenda

- **Performance**
- **Debug & Analysis**
- **Coverage**

Window Manager

- Consistent look and feel
- Improved quality

Common control & behavior for all windows



Any window can form a tab group with any other window

Easing Processes Debug

The screenshot shows the ModelSim 6.5i interface with several windows and annotations:

- Toggle between viewing modes:** A red circle highlights the 'Layout' and 'Simulate' buttons in the top toolbar.
- View all processes together regardless of language:** A red arrow points to the 'Processes (Design)' window, which lists various processes including SC Methods and VHDL Processes.
- All Windows linked to process window:** A red arrow points to the 'Locals' and 'Objects' windows, which show the state of variables and objects for the selected process.
- Integral with SystemC Debug Interface:** A red arrow points to the 'Call Stack' window, which shows the sequence of calls leading to the current process.

The 'Processes (Design)' window displays the following table:

Name	Type (filtered)	State	Order	Parent
print_restore	SC Method	Idle	-	/test_ringbuf
print_error	SC Method	Idle	-	/test_ringbuf
line__80	VHDL Process	Wait	-	/test_ringbuf
generate_data	SC Method	Idle	-	/test_ringbuf
reset_generator	SC Method	Idle	-	/test_ringbuf
line__81	VHDL Process	Wait	-	/test_ringbuf
clock_negedge_acti...	SC Method	Idle	-	/test_ringbuf
#ALWAYS#38(retri...	Always	Wait	-	/test_ringbuf
#ALWAYS#37(Stor...	Always	Wait	-	/test_ringbuf
enable_gen	VHDL Process	Wait	-	/test_ringbuf
incrementer	VHDL Process	Wait	-	/test_ringbuf
outstrobe_gen	VHDL Process	Wait	-	/test_ringbuf
compare_data	SC Method	Active	1	/test_ringbuf
clock_negedge_acti...	SC Method	Ready	2	/test_ringbuf

The 'Locals' window shows the following table:

Name	Value
var_dataerror_newvaltrue	
this	(test_ringbuf * const) ...

The 'Objects' window shows the following table:

Name	Value
reset_deactivation_event	SCHEDULED
reset	false
txda	false
rxda	false
txc	false
outstrobe	false
pseudo	00000000000000000000
storage	
expected	
dataerro	
actual	

The 'Call Stack' window shows the following table:

#	In	Line	File
1	ScMethod test_ringbuf::compare_data	150	test_ringbuf.h
2	ScMethod sc_core::scmti_execute_method_process	77	e:/temp/questa_6.5_11-21/gcc-4.2.1
3	ScMethod virtual thunk to sc_core::sc_signal<bool>::mti...	??	??
4	??	??	??
5	??	??	??
6	??	??	??
7	??	??	??
8	??	??	??


The 'Design unit' window shows the following table:

Instance	Design unit
clock_negedge_action_0	sc_core::clock
ring_INST	ringbuf
block1	control(rtl)
incrementer	control(rtl)
enable_gen	control(rtl)
outstrobe_gen	control(rtl)
line__80	control(rtl)
line__81	control(rtl)
block2	store(fast)
Storer	store(fast)
#ALWAYS#37(Storer)	store(fast)
retriever	retrieve(fast)
#ALWAYS#38(retriever)	retrieve(fast)
#ASSIGN#46	retrieve(fast)
reset_generator	test_ringbuf
generate_data	test_ringbuf
compare_data	test_ringbuf



The 'Console' window shows the following text:

```
# C breakpoint id c.1 has true location at  
# file 'E:/temp/questa_6.5_11-21/examples/systemc/sc_vhdl_vlog/test_r  
ngbuf.h' line '148'  
VSIM 2> run -all  
# C breakpoint c.1  
# test_ringbuf::compare_data (this=0x280da00) at test_ringbuf.h:148  
CDBG 3> step  
# sc_core::sc_signal<bool>::read (this=0x280dc38) at e:/temp/questa_6  
_5_11-21/include/systemc/sc_signal.h:440  
CDBG 4> step  
CDBG 5> step  
# sc_uint (this=0x2389d08, a=0) at e:/temp/questa_6.5_11-21/include/s  
ystemc/sc_uint.h:163  
CDBG 6>
```


Debug an FSM




FSM analysis




Enhanced Wave Window

- **Full capabilities**
 - HDL, SystemC, TLM and Assertion Debug
- **Cross linked to other windows**
- **Waveform Compare**
- **Virtual Objects**
 - Signals, Functions and regions
- **Waveform management**
 - Dataset snapshot, subset, clear, save, stats



Delta Cycle Debugging



or Graphics
ModelSim 6.5

User Defined Radix

The screenshot shows the ModelSim 6.5 interface with a Tcl command window and a waveform viewer. The Tcl command defines a radix for states: `radix define States { 11'b000000000000 "NOPUSH", 11'b000000000001 "PUSH1", 11'b000000000010 "PUSH2", ... 11'b100000000000 "PUSH11", -default hex}`. The waveform viewer shows signals like `/interleaver_tester/interleaver1/push` and `/interleaver_tester/interleaver1/do_reg` with values like `000000000000` and `000000000001`. A context menu is open over the waveform, showing the `Radix` option selected.

“push” signals with & without radix



New radix appears in pick list

Tcl command defines radix

**radix define States {
11'b000000000000 "NOPUSH",
11'b000000000001 "PUSH1",
11'b000000000010 "PUSH2",
...
11'b100000000000 "PUSH11",
-default hex}**

Wave Window


- Create multiple panes and drag and drop signals from one pane to the other.
- Powerful Edit and Search Capabilities under the Edit Menu.
- Cursors - multiple, jump to edge and measurement.
- Bookmarks for marking multiple waveform views.
- Balloon popup to display values



Wave Window


- Wave window reload
- *Write format restart* command saves a single .do file that can be used to restore the current state of all wave, list and source windows as well as all line and signal (when) breakpoints

Wave Window Analog Display




Dataset snapshot

- **Extract waveforms from current simulation**
 - Can be based on time
 - Can be based on size
 - Use to minimize waveform file size
 - Use for monitoring batch jobs




Waveform File Manager (wlfman)



View portion
of original
waveform file

- Utility to manipulate existing wlf files
 - Reduce amount of information to display

Transaction Display




Source Annotation

Annotation can be linked to active cursor


Signal transitions

Steady state values

Hover over signal to get full path & value





Graphical Dataflow: Tracing Signals



- Users can also direct dataflow window to compute and draw paths between one point and another

Textual Dataflow: Tracing Signals



Textual Dataflow: Tracing Signals

The image shows a screenshot of the Mentor Graphics ModelSim 6.4i software interface. The main window displays a Verilog source file with a right-click context menu open over the signal `prdy_r` on line 40. A red box highlights the menu options, and a red arrow points from the text "Find driver(s) of prdy_r" to the "Drivers..." option. Another red box highlights the "Drivers..." option, and a red arrow points from the text "Select Signal then RMB" to it. A third red box highlights the "driversdlg" dialog box, which lists the drivers for the signal `sim:/top/c/prdy_r`. The dialog box shows the following drivers:

Process Name	Line
/top/c/#ALWAYS#146	<code>prdy_r = 0;</code>
/top/c/#ALWAYS#146	<code>@(posedge clk) prdy_r = 1;</code>
/top/c/#ASSIGN#114	<code>assign prdy_r = srdy;</code>
/top/c/#ASSIGN#99	<code>assign prdy_r = srdy;</code>
/top/c/#INITIAL#3	<code>prdy_r = 1;</code>

The background code shows a Verilog module with a clock input `clk` and a data input `addr_size-1:0 a`. The module contains a register `prdy_r` and a variable `srdy`. The code is as follows:

```
38 srw_r = 0;
39 sstrb_r = 1;
40 prdy_r = 1;
41 oen = 1111;
42 wen = 1111;
43 end
44
45 /*****
46
47 reg [2:0]
48
49 integer i;
50 initial for (i = 0; i < (1 << `set_size); i=i+1) mru
51
```


The status bar at the bottom shows "Now: 2,820 ns Delta: 0" and "sim:/top/c/#ASSIGN#22".

Mentor Graphics

Mentor Graph
ModelSim 6.

Easing Causality Tracing

Source Code Hyperlinking



Easing Causality Tracing Source Code Hyperlinking

The screenshot shows the Mentor Graphics IDE with two windows open. The left window displays a Verilog file with line numbers 100 to 108. The right window displays another Verilog file with line numbers 10 to 25. A yellow callout box with the text "Jump to source window and highlight variable declaration" has two red arrows pointing from it. One arrow points to the variable `outof` in the left window at line 103, and the other points to the variable `into` in the right window at line 17, which is highlighted in green. The status bar at the bottom of the right window shows "Ln: 17 Col: 0".

Jump to source window and highlight variable declaration

```
Ln# 100
Ln# 101
Ln# 102 always @(posed
Ln# 103 outof #5 o
Ln# 104
Ln# 105 always @ (outo
Ln# 106 $display ($t
Ln# 107
Ln# 108 integer i;|

File is in read only mode!
```

```
Ln# 10 /*
Ln# 11 Test fixture for finite state machine
Ln# 12
Ln# 13 */
Ln# 14 `timescale 1ns/100ps
Ln# 15 module test_sm;
Ln# 16
Ln# 17 reg [31:0] into, outof;
Ln# 18 reg rst, clk;
Ln# 19 wire [31:0] out_wire, dat;
Ln# 20 wire [9:0] addr;
Ln# 21 reg[31:0] loop;
Ln# 22 /* nop */
Ln# 23 task nop;
Ln# 24 # 5 into = {4'b0000,28'h0}; // op_word
Ln# 25 endtask

File is in read only mode! Ln: 17 Col: 0
```

Debug of SystemC & HDLs

The screenshot displays the Mentor Graphics ModelSim 6.5 interface, which is used for simulating and debugging SystemC and HDL designs. The interface is divided into several panes:

- Workspace:** Shows the design hierarchy. A tree view on the left lists components like `test_ringbuf`, `ring_INST`, `block1`, `block2`, `block3`, `reset_generator`, `generate_data`, `compare_data`, and `print_error`. A red arrow points to the `ring_INST` component.
- Design unit table:** A table listing design units, their types, and attributes. A red arrow points to the `test_ringbuf` entry.
- Source Code:** The main pane shows the C++ source code for `test_ringbuf.h`. A red circle highlights a breakpoint set at line 106. A red arrow points to the `reset_generator` function.
- Objects:** A table showing the values of various signals and module member variables. A red arrow points to the `pseudo` variable.
- Transcript:** The bottom-left pane shows the command-line interface (CLI) for GDB and Questa. It displays the loading of the debugger, the execution of the simulation, and the setting of a breakpoint at line 106 of `test_ringbuf.h`. A red arrow points to the `CDBG 3>` prompt.
- Active Processes:** The bottom-right pane shows the active processes in the simulation. A red arrow points to the `enable_gen` process.


Red arrows and boxes highlight key features and components of the interface, including the design hierarchy, source code, signals, and active processes.

Debug Example: sc_fifo

■ Writing to & Reading from sc_fifo<long> with 10 Elements


```
# 100: writing 0
# Executing 'examine fifo' yields
# {{0}}
# 200: writing 1
# Executing 'examine {fifo(0 to 1)}'
yields
# {{0 1}}
# 300: writing 2
# 400: writing 3
# 500: writing 4
# 600: writing 5
# 700: writing 6
# Executing 'examine {fifo(0 to 7)}'
yields
# {{0 1 2 3 4 5 6}}
# Executing 'examine {fifo(7)}' yields
# -Unused-
# 800: writing 7
# 900: writing 8
# 1000: writing 9
# 1100: Available: 10
```

```
# 1100: reading 0
# 1200: Available: 9
# 1200: reading 1
# {{2 3 4 5 6 7 8 9}}
# 1300: Available: 8
# 1300: reading 2
# 1400: Available: 7
# 1400: reading 3
# 1500: Available: 6
# 1500: reading 4
# 1600: Available: 5
# 1600: reading 5
# 1700: Available: 4
# 1700: reading 6
# {{7 8 9}}
```



Failure Isolation – Time To Debug

- Identify a sub-block from a chip/system environment
 - Save extended VCD data from sub-block of system/chip environment
- Improved time to debug
 - Transfer sub-block to design team with most expertise
 - Re-simulate sub-block with extended VCD file





```
VSIM 1> vcd dumpports -file c.vcd /top/c/*  
VSIM 2> run -all
```

```
vsim c -vcdstim c.vcd
```

Using VCD as Stimulus


VCD file



```
$ vsim c -vcdstim c.vcd
```


Expanded Data requires Data Management Message Viewer

- Organize all simulation messages
- Sort by severity or type
- Cross links to other windows for quick isolation of problems




Agenda

- **Performance**
- **Debug & Analysis**
- **Coverage**


Unified Coverage DataBase (UCDB)

- Best capacity and performance
- Most comprehensive
- Open and flexible
- Base technology for Questa Verification Management



Code Coverage

- Measures language coverage
 - Have you executed each:
 - Statement
 - Branch
 - Condition
 - Expression
 - Or Toggled each bit
- Best used at block level
 - Easier to exercise code aspects
 - Ensures blocks are tested & ready for integration
- Built-in
 - Low overhead
 - compatible with most optimizations
 - Easy to use
 - High capacity and performance UCDB
- Improve verification throughput
 - Rank UCDB test files and eliminate regression tests that do not contribute to coverage metrics




6.5 Coverage Update

- **Improved FSM recognition**
 - Must use vopt
- **UCDB capacity**
 - 20-30% memory footprint reduction
- **Coverage remove**
 - Elimination of test specific data from merged UCDB file
- **Fine-grained exclusions**
- **UCDB preserve count merge**
 - Enables detailed analysis of merged coverage data

Expanding Coverage Usability

Comprehensive FSM Debug Solution




FSM Debug with transition expressions

Control display of:

- * Transition counts
- * State counts
- * Conditional paths
- * Balloon popups
- * Wave cursor linking

FSM states:

- * Brown - Reset state
- * Yellow - Previous state
- * Green - Present state
- * Blue - Not one of the above



Code Coverage Reporting Efficiencies

- Includes complete coverage result details
- Easy reporting to management

QuestaSim Coverage Report

Coverage Summary :

METRIC	ACTIVE	HITS	COVERED
Statement	2657	2547	95.9 %
Branch	1998	1858	93.0 %
Expression	711	552	77.6 %
Condition	1333	1261	94.6 %
Toggle	2230	1679	75.3 %
State	17	17	100.0 %
Transition	45	37	82.2 %

Tests :

TESTNAME	USERID	CPUTIME	SIM TIME
CPURegisterTest	darronn	15.400000	15000000.000 ns
Random7	darronn	316.100000	324000000.000 ns
Random14	darronn	44.430000	66000000.000 ns
DataTest	darronn	8.880000	15000000.000 ns
FifoTest	darronn	10.120000	15000000.000 ns
VariableTest	darronn	10.330000	15000000.000 ns
InitialTest	darronn	10.320000	15000000.000 ns
Random9	darronn	331.160000	370000000.000 ns
Random10	darronn	39.160000	44000000.000 ns
TxDATA	darronn	11.680000	15000000.000 ns
Random13	darronn	0.210000	21930.000 ns
ModeTwoTest	darronn	11.740000	15000000.000 ns

Test record for CPURegisterTest

Pre-defined attributes:

ATTRIBUTE	VALUE
TEST NAME	CPURegisterTest
FILE NAME	regression_Tue_Apr_17_06:06:53/CPURegisterTest1176804470.ucdb
DATE	17 Apr 2007 06:08:07
USERID	darronn
CPU TIME	15.400000 s
SIM TIME	15000000.000 ns
TEST STATUS	WARNING
SEED	0
VSIM ARGS	-assertdebug -coverage -l regression_Tue_Apr_17_06:06:53/CPURegisterTest1176804470.log -wlf regression_Tue_Apr_17_06:06:53/CPURegisterTest1176804470.wlf -GTEST=4 -GSIM_TIME=15 work concat_tester
TEST ARGS	(None)
COMMENT	(None)
COMPULSORY	0

User-defined attributes:

ATTRIBUTE	VALUE
REGSeed	0
VARSeed	0
SIM_TIME	15
SCRIPT	runall.do
COMPILE	compile.do
modelsim.tcl	regression_Tue_Apr_17_06:06:53/CPURegisterTest1176804470.wlf
TESTNAME	regression_Tue_Apr_17_06:06:53/CPURegisterTest1176804470.log
	12

Coverage Totals

Test Details

Report generated by QuestaSim on Tue Apr 24 09:00:00 2007

HTML Coverage Viewing

Questa Coverage Report Web Export - Microsoft Internet Explorer

File Edit View Favorites Tools Help

Back Forward Stop Home Search Favorites Refresh Print Mail New Window

Address Z:\tme\interleaver\avm\2.0\vhd\dut\h2.html Go Links

Branch Coverage Misses Detail For /top/dut

interleaver_rtl.vhd:251

Specify design Hierarchy

interleaver_rtl.vhd:251

ZERO TRUE if(out_hs = '1') then

interleaver_rtl.vhd:252

interleaver_rtl.vhd:252

ZERO FALSE if(out_hs = '1') then

QuestaSim

Local intranet

VHDL

- **VHDL 2008 support introduced**
 - **Predefined operations on scalar (5.1.5) and array (5.2.1.3) types**
 - **External Names (8.7)**
 - **Package STANDARD (16.3)**
 - **Standard environment package (16.5)**
 - **VHDL Encryption (24.1)**
- **Enable by setting `vhdl93 = 2008` in `modelsim.ini`**

ModelSim 6.5 Functional Verification

- **The best execution**
 - Integrated platform available today
- **The best technology**
 - High capacity, high performance and throughput
- **The right strategy**
 - Make every verification cycle count!

The background is a vibrant blue with a complex pattern of white and light blue lines. These lines form a network of interconnected nodes and paths, reminiscent of a circuit board or a data network. There are also some faint, stylized 3D wireframe shapes scattered throughout, adding a sense of depth and technology. The overall aesthetic is high-tech and digital.


Mentor Graphics®

www.mentor.com

Additional Mentor Products


Processor-driven Verification

- Allows test efforts to span multiple stages of the design
 - test reuse across the project




- Questa Codelink provides the critical features to support processor-driven, including multi-core verification


Hardware/Software Correlation



```
ln #
75 main()
76 {
77     int k, j;
78     int result;
79     char sbuf[16];
80
81     unsigned long *ptr, i;
82
83     /*(unsigned long *) FIQ_COUNTER = 3000; /* FIQ every 3000 clocks */
84     /*(unsigned long *) IRQ_COUNTER = 7500; /* IRQ every 7500 clocks */
85
86     /* Write unsigned into LHWPAR0 & LHWPAR0 */
87     /* Write Page table Entry For 0x00010000, 0x11000, 0x12000 */
88     init_pagetable(0x30004000);
89     write_pagetable_entry(0x0, 0x80000000, 0xFF600008, 0xFF60003f);
90     write_pagetable_entry(0x0, 0x80000000, 0xFF605008, 0xFF60503f);
91
92     ptr = (unsigned long *) 0x30300000;
93     *(ptr) = 0x000ff500;
94
95     i = *(ptr);
96
97     ptr = (unsigned long *) 0x30300c08;
98     *(ptr) = 0x00010000;
99     ptr = (unsigned long *) 0x30300c10;
100     *(ptr) = 0x80400013; //
101
102     /* BR1, OR1 registers */
103
104     ptr = (unsigned long *) 0x30305008;
105     *(ptr) = 0x10001801;
106     ptr = (unsigned long *) 0x3030500c;
107     *(ptr) = 0x300000c14;
108
109     write_pagetable_entry(0x0, 0x80000000, 0x10000008, 0x1000003f);
110     write_pagetable_entry(0x0, 0x80000000, 0x10002008, 0x1000203f);
111     write_pagetable_entry(0x0, 0x80000000, 0x10004008, 0x1000403f);
112     write_pagetable_entry(0x0, 0x80000000, 0x10006008, 0x1000603f);
113     write_pagetable_entry(0x0, 0x80000000, 0x10008008, 0x1000803f);
114     write_pagetable_entry(0x0, 0x80000000, 0x1000a008, 0x1000a03f);
115     write_pagetable_entry(0x0, 0x80000000, 0x1000c008, 0x1000c03f);
116     write_pagetable_entry(0x0, 0x80000000, 0x1000e008, 0x1000e03f);
117     write_pagetable_entry(0x0, 0x80000000, 0x10010008, 0x1001003f);
118     write_pagetable_entry(0x0, 0x80000000, 0x10012008, 0x1001203f);
119     write_pagetable_entry(0x0, 0x80000000, 0x10014008, 0x1001403f);
120     write_pagetable_entry(0x0, 0x80000000, 0x10016008, 0x1001603f);
121     write_pagetable_entry(0x0, 0x80000000, 0x10018008, 0x1001803f);
122
123     for (j=0; j<32000; j++) {
124         pprintf(" Initializing CRC Table  \n");
125         init_crc32();
126         pprintf(" Table Generation Completed\n");
127
128         for (k=0; k<32; k++) {
129             pprintf("Processing packet # ");
130             itostr(k, sbuf, 16);
131             pprintf(sbuf);
132         }
133     }
```




Multi-Core Processor Debug Environment



Mentor's 0-In[®] Formal Verification Solution Delivers ...


- Highest capacity and performance
- Extensive Design Style Support
- Smart integration of formal verification with simulation
- The largest library of assertion IP in the industry
- Intuitive graphical analysis and debug
- Questa Coverage database enabled



The 'proven' formal verification solution

0-In® CDC Verification

- ✓ **Structural CDC verification**
 - Automatically identifies all clocks and clock-domain crossings (CDCs)
- ✓ **Verification of CDC protocols**
 - Automatically proves CDC Protocols
 - Simulate CDC protocol assertions
- ✓ **Silicon-accurate RTL simulation**
 - Mimics the metastability effects in synchronizers
- ✓ **Accurate Coverage metrics**
 - Provides a measure of completeness for the testbench as related to metastability issues



0-In® CDC – The Benchmark in CDC verification

The background is a vibrant blue with a complex pattern of white lines and shapes. These include a grid of dots connected by lines, resembling a circuit board or a network diagram. There are also several overlapping, semi-transparent rectangular frames and circular patterns, some of which contain binary code (0s and 1s). The overall effect is a high-tech, digital aesthetic.

Mentor Graphics®

www.mentor.com

Expanding Debug Feature Set

Improves Productivity

- Advanced waveform viewer
- Schematic-based Dataflow window
- Integrated assertion browser
- Functional and code coverage including FSM
- Performance analyzer
- Memory viewer
- Waveform editor
- Signal Spy
- Job Spy
- Message viewer (6.2)
- Source annotation (6.2)
- TLM Viewing (6.2)
- Post Simulation Debug (6.3)
- Textual Dataflow (6.3)
- TLM Analysis (6.3)
- Verification Management (6.3)
- UCDB Browser (6.3)
- SV call stack window (6.3)

**Rich native debug environment for all languages
and abstraction levels**